INTRODUCTION
The planar bulk Si metal-metal oxide semiconductor field effect transistor (MOSFET) has been reached its scaling limit. To extend its limit as well as its performance, different new materials and different device architectures have been introduced in the complementary MOS (CMOS) technologies. In this connection, polycrystalline Si electrode /SiO 2 has been replaced by high-k dielectric with metallic electrode. [I] Moreover as a part of the development of CMOS technology, for reducing power consumption without loss of speed, we are going to replace the core material of MOSFET, the Si channel. And we replace this by high mobility semiconductor such as germanium or III-V compound semiconductor.
[II]
Recently we found a remarkable improvement of understanding of high-k III-V interfaces. III-V FinFETs as well as multi -gate quantum well FET have been shown to improve greatly because this device shows reduce short channel effect(SCE) higher current drivability, nearly ideal sub threshold swing and mobility enhancement.
The most important development is cost-effective fabrication method to integrate highly crystalline non-Si channel material on a Si wafer. [II] Again Ge has the highest hole mobility among Si, Ge and GaAs and greater electron mobility than Si, Ge is the most promising material to replace Si as the channel material for future technology [III] . On the other hand Ge have 4.2% lattice mismatch than Si, resulting Threading Dislocation Density (TDD) values typically in order of 108-109 cm 3 . This is not acceptable for most application. [I] Within this context, we consider Si, Ge and GaAs respectively as the channel material of n-channel 
DEVICE STRUCTURE AND DIMENSIONS
The device structure of double gate n-channel FinFET structure has been illustrated in Fig 1 . Figure 1 consist of gate length also called channel length is indicated by L g and channel width W ch . A oxide layer is placed on either side of the channel and also, at the top surface of the channel. The thickness of the side wall oxide is specified by T ox1 and T ox2 .
For the present simulation, we use 2nm thickness for oxide layer. Here, thickness of Channel width is 10nm. Gate length is 45nm and for both source extension and drain extension length is 50nm length. In both case, gate overlap to source and drain of 2nm in length. The drain/source doping has been kept fixed at 1×10 20 cm 3 
SIMULATION AND RESULTS
To study the characteristics variation of Multigate FinFET, we use MuGFET tool, which uses drift-diffusion type simulator PROPHET and PADRE. This simulator is provided by NanoHub. Org, developed at BELL LAB. It cannot choose Quantum transport simulation, which is very expensive and difficult to include all the scattering processes. The drift diffusion type simulator works well enough, to demonstrate characteristics of relatively long and large devices. 
Gate Voltage Vs Drain Current
In order to study the drain current with respect to the gate voltage, we found different data(shown in The variation of Drain Current with gate voltage for two bias point has been plotted in Figure-2 
Figure 2: Gate Voltage V/S Drain Current Drain Voltage Vs Transconductance
Trans conductance is the electrical characteristic relating the current through the output of a device to the voltage across the input of a device. Transconductance is the reciprocal of resistance. For an FET transconductance is the ratio of the change in drain current to the change in gate voltage.
Here we used PADRE simulator for two bias point 0.05V and 1.0V. We have found different values of transconductance for Si, Ge and GaAs which are plotted and found the following curve. 
Subthreshold Swing Vs Drain Voltage
In case of studying the SS characteristics with respect to Drain voltage. We have considered different types of drain biasing which are shown in table 2. Using these values we have plotted Subthreshold swing, with respect to drain voltage for Si, Ge and GaAs, which are shown in figure-4.
Figure.4: SS V/S Drain Voltage

DIBL Vs Drain Voltage
In case of studying the DIBL characteristics with respect to Drain voltage. we have consider different types of drain biasing point which are shown in Table 3 ) Drain induced Barrier Lowering value with respect to drain voltage for Si, Ge and GaAs. is largely invariant to most process variations, but spacing between the wrapped gate must be chosen, so that the transconductance remain flat and at a high magnitude.
